

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
APPLICATION FOR UNITED STATES LETTERS PATENT

Title:

**METHOD OF MANUFACTURING FLASH MEMORY DEVICE**

Keun Woo Lee

Joogonggeurinbil 309-1105  
Keumhwamaeul, 481  
Sanggal-Ri, Kiheung-Uep, Yongin-Shi  
Kyungki-Do, Republic of Korea

# METHOD OF MANUFACTURING FLASH MEMORY DEVICE

## BACKGROUND

### 5      1.              **Field of the Invention**

**[0001]**        The invention relates to a method of manufacturing a semiconductor device and, more specifically, to a method of manufacturing a flash memory device.

### 10     2.              **Discussion of Related Art**

**[0002]**        In a general process of forming a device isolation film of a semiconductor device, a photoresist pattern for forming a device isolation film is formed on a predetermined region of a semiconductor substrate and a trench is formed by performing an etching process of micro-etching the photoresist pattern. At this time, an oxidation process of forming a side wall oxide film on the side wall of a trench is performed to compensate for etch damage generated from the etching process, make upper or lower edge of the trench rounded, and increase adhesive force of an insulating film to be buried in the inside of the trench. The oxidation process is performed at the temperature of about 1000°C.

**[0003]**        At this time, when ion implantation for adjusting a threshold voltage is performed on the semiconductor substrate through an ion implantation process before a process of forming a device isolation film, the

oxidation process makes the implanted ions for adjusting a threshold voltage diffuse into the side wall oxide film.

**[0004]** Accordingly, an active region has non-uniform distribution of ion density due to the diffusion of the implanted ions for adjusting a threshold voltage into the side wall oxide film and the non-uniform distribution of ion density deteriorates the performance of the device by generating humps, increasing a leakage current, and generating an inverse narrow width effect which lowers the threshold voltage.

10

## SUMMARY OF THE INVENTION

**[0005]** The present invention is contrived to solve the above problems, and the present invention is directed to a method of manufacturing a flash memory device whose electrical characteristics are improved by suppressing generation of humps.

15

**[0006]** One aspect of the present invention is to provide a method of manufacturing a flash memory, comprising the steps of: performing an ion implantation process for adjusting a threshold voltage on a semiconductor substrate; forming a tunnel oxide film, a first polysilicon film and a pad oxide film on the semiconductor substrate, sequentially; etching the pad oxide film, the first polysilicon film, the tunnel oxide film and the semiconductor substrate to form a trench defining an active region and a device isolation region; forming a side wall oxide film on the side wall of the trench while suppressing diffusion of the implanted ion for adjusting the threshold voltage into the device isolation region to the maximum extent; performing an ion

20

implantation process on the side wall of the trench and the active region adjacent to the device isolation region in order to compensate for ions for adjusting a threshold voltage which have diffused from the active region into the side wall oxide film; and forming a device isolation film by filling up  
5 inside the trench.

**[0007]** Another aspect of the present invention is to provide a method of manufacturing a flash memory, comprising the steps of: performing an ion implantation process for adjusting a threshold voltage on a semiconductor substrate; forming a tunnel oxide film, a first polysilicon film and a pad oxide  
10 film on the semiconductor substrate, sequentially; etching the pad oxide film, the first polysilicon film, the tunnel oxide film and the semiconductor substrate to form a trench defining an active region and a device isolation region; performing an annealing process for nitrifying a surface of the trench so as to form a nitride film for preventing the implanted ions for adjusting the  
15 threshold voltage from diffusing to the device isolation region; forming a side wall oxide film on the side wall of the trench while suppressing diffusion of the implanted ion for adjusting the threshold voltage to the device isolation region to the maximum extent; and forming a device isolation film by filling up inside the trench.

20

#### BRIEF DESCRIPTION OF THE DRAWINGS

**[0008]** The aforementioned aspects and other features of the present invention will be explained in the following description, taken in conjunction with the accompanying drawings, wherein:

**[0009]** Figs. 1 to 6 are views illustrating a method of manufacturing a flash memory device according to a preferred embodiment of the present invention;

**[0010]** Figs. 7 to 8 are views illustrating a method of manufacturing a flash memory device according to another preferred embodiment of the present invention; and

**[0011]** Fig. 9 is a graph illustrating generation of humps on a low-voltage NMOS transistor.

## 10 DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

**[0012]** The present invention will be described in detail by way of the following preferred embodiments with reference to the accompanying drawings. But, the following preferred embodiments can be modified into other embodiments within the scope of the present invention by those having ordinary skill in the art and access to the teachings of the present invention, and therefore the scope of the present invention is not limited to the following embodiments. In the following explanation, a description that one layer exists on another layer means that one layer may exist on the very another layer or other layer may lie between one layer and another layer. Thickness and size of each layer in the figures are blown up for the purpose of convenience and clearness of explanation. Like reference numerals in the figures are used to identify the same or similar parts.

**[0013]** <First embodiment>

**[0014]** Figs. 1 to 6 are views illustrating a method of manufacturing a flash memory device according to a preferred embodiment of the present invention.

**[0015]** Referring to Fig. 1, a screen oxide film (not shown) is formed on  
5 a semiconductor substrate 100. The semiconductor substrate 100 is divided into a region where n-channel transistor is formed (hereafter “PMOS region”) and a region where p-channel transistor is formed (hereafter “NMOS region”). The screen oxide film serves as a buffer layer for relieving damage of the semiconductor substrate 100 in an ion implantation process to be performed  
10 later. The screen oxide film may be formed in thickness of 50 to 70 Å by means of a dry or wet oxidation method at a temperature of 700 to 900 °C.

**[0016]** Next, an ion implantation process is performed on the semiconductor substrate 100 for forming a well area and adjusting a threshold voltage. Arsenic (As) or phosphorus (P) is used as ion implantation dopant for  
15 adjusting a threshold voltage of PMOS area, and boron (B) is used as ion implantation dopant for adjusting a threshold voltage of NMOS area. Then, the screen oxide film is eliminated through the etching process.

**[0017]** Next, a gate oxide film 102, a first polysilicon film 104 and a pad nitride film 106 are formed sequentially on the semiconductor substrate  
20 100.

**[0018]** The gate oxide film 102 may be formed by performing a dry or wet oxidation process at a temperature of 750 to 850 °C and then performing an annealing process for 20 to 30 minutes using N<sub>2</sub> gas at a temperature of 900

to 910°C. It is preferred that the gate oxide film 102 is formed in thickness of about 50 to 100 Å.

**[0019]** The first polysilicon film 104 may be formed at the temperature of about 500 to 550°C and at the pressure of about 0.1 to 3 Torr using Si  
5 source gas such as SiH<sub>4</sub> or Si<sub>2</sub>H<sub>6</sub> and PH<sub>3</sub> gas. It is preferred that the first polysilicon film 102 is formed in a thickness of about 250 to 500 Å.

**[0020]** The pad nitride film 106 may be formed of a silicon nitride film of Si<sub>3</sub>N<sub>5</sub> in thickness of about 900 to 2000 Å by a low pressure-chemical vapor deposition (hereafter, "LP-CVD").

10 **[0021]** Referring to Fig. 2, a photoresist pattern 108 defining a trench 110 is formed on the pad nitride film 106 and the trench 110 defining an active region and an inactive region is formed by performing an etching process of etching the photoresist 108 using etching mask.

**[0022]** It is preferred that the trench 110 has a tilt angle of 75 to 85° to  
15 the semiconductor substrate 100.

**[0023]** Next, a side wall oxide film 112 is formed on the side wall and the bottom of the trench 110 through the oxidation process. The side wall oxide film 112 is formed for compensating for etch damage generated during the etching process of forming the trench 110, making upper or lower edge of  
20 the trench 110 rounded, and increasing adhesive force of an insulating film to be buried in the inside of the trench 110. The side wall oxide film 112 may be formed at a temperature of about 800 to 950°C by a dry oxidation method, and it is preferred that the side wall oxide film 112 may be formed in thickness of 50 to 100 Å.

**[0024]** In the conventional method where an oxidation process for forming the side wall oxide film 112 has been performed at the high temperature of about 1000 to 1150 °C, boron ions implanted on the active area for adjusting a threshold voltage are diffused into the side wall oxide film 112 and therefore ion density for adjusting the threshold voltage in the active area adjacent to the trench 110 is lowered. But, in the present invention, it is possible to decrease diffusion of the boron ions implanted on the active area for adjusting a threshold voltage into the side wall oxide film 112 by performing the oxidation process at the temperature of 800 to 950 °C.

**[0025]** Referring Fig. 3, an ion implantation process 114 is performed to compensate for boron ions diffused from the active region adjacent to the trench 110 and the side wall of the trench 110 into the side wall oxide film 112 through the oxidation process. The amount of the diffused boron ions is reduced due to the lowered temperature of the oxidation process, but it is not possible to absolutely prevent the diffusion of the boron ions. Therefore, the ion implantation process 114 is performed on the active region adjacent to the trench 110 and the side wall of the trench 110 to supplement the density of the boron ions. The ion implantation process 114 is performed at the doping level of about  $3E11$  to  $1E11$  ions/cm<sup>2</sup> at the energy of 10 to 30Kev. At this time, the tilt of the ion implantation process is adjusted according to the tilt of the trench 110 and it is preferred that the tilt of the ion implantation process is about 0° to 30°. The trench has a tilt angle of about 75° to 85°. Therefore, when the ion implantation is performed at the angle of about 0° to 30°, it is possible to supply the active region adjacent to the trench 110 with enough ions. As



mentioned above, by performing ion implantation of boron ions on the active region adjacent to the trench 110 at the low doping level, the hump is remedied, the leakage current is also decreased so as to improve the electrical characteristics of a transistor, and the standby current is decreased.

5   **[0026]**       Referring to Fig. 4, a deposition process is performed so that the inside of the trench 110 is filled with a high-density plasma (HDP) oxide film having good gap fill property, and then a device isolation film 116 is formed by performing a smoothing process such as a chemical mechanical polishing (CMP) process until the pad nitride film 106 is exposed. Then, the pad nitride  
10   film 106 is eliminated through a wet etching process.

**[0027]**       Next, a second polysilicon film 118 to be used as a floating gate is deposited. The second polysilicon film 118 may be formed by means of a low pressure-chemical vapor deposition (LP-CVD) method using  $\text{SiH}_4$  or  $\text{Si}_2\text{H}_6$  gas and  $\text{PH}_3$  gas. For example, the second polysilicon film 118 is formed  
15   in the thickness of 800 to 3000 Å at a temperature of 500 to 550°C and at a pressure of 0.1 to 3.0 Torr.

**[0028]**       Referring to Fig. 5, the second polysilicon film 118 is patterned. It is preferred that the second polysilicon film 118 is patterned so that the second polysilicon film 118 overlaps with the device isolation film 116 in a  
20   predetermined thickness.

**[0029]**       Next, a gate electrode is formed by forming a dielectric film 120 and a control gate 122 on the semiconductor substrate 100 having the second polysilicon film 118 thereon.

**[0030]**       <Second embodiment>

**[0031]** Figs. 7 to 8 are views illustrating a method of manufacturing a flash memory device according to a second preferred embodiment of the present invention.

**[0032]** The processes until the trench 110 is formed are same as the  
5 processes of the first embodiment, and therefore are omitted in this embodiment.

**[0033]** Referring to Fig. 7, an annealing process is performed under  $N_2O$  atmosphere on the structure where the trench has been formed. It is preferred that the annealing process is performed at the temperature of 800 to  
10 900°C. The surface of the trench 110, that is, the surface of the silicon substrate 100 exposed by the trench 110 through the annealing process is nitrified, and then the nitride film 111 is formed in the thickness of 10 to 20 Å. The nitride film 111 plays a role of preventing implanted ions for adjusting a threshold voltage from flowing into the side wall oxide film (see 111 of Fig. 8).  
15 This is the reason because a bonding energy of Si-N which is about 4.5eV is larger than that of Si-H which is about 3.17eV.

**[0034]** Referring to Fig. 8, the side wall oxide film 112 is formed on the side wall and the bottom of the trench 110 through an oxidation process. The side wall oxide film 112 is formed for compensating for etch damage  
20 generated during the etching process of forming the trench 110, making upper or lower edge of the trench 110 rounded, and increasing adhesive force of an insulating film to be buried in the inside of the trench 110. The side wall oxide film 112 may be formed at a temperature of about 800 to 950°C by a dry oxidation method, and it is preferred that the side wall oxide film 112 is

formed in thickness of 50 to 100 Å. In the conventional method where an oxidation process for forming the side wall oxide film has been performed at a high temperature of about 1000 to 1150 °C, boron ions implanted into the active area for adjusting a threshold voltage are diffused into the side wall  
5 oxide film 112 to make ion density for adjusting the threshold voltage in the active area adjacent to the trench 110 lowered. But, in the present invention, it is possible to decrease diffusion of the boron ions implanted into the active area for adjusting a threshold voltage into the side wall oxide film 112 by performing the oxidation process at a temperature of 800 to 950 °C.

10 **[0035]** Next, a deposition process is performed so that the inside of the trench 110 is filled with a high-density plasma (HDP) oxide film having good gap fill property, and then the device isolation film 116 is formed by performing a smoothing process such as a chemical mechanical polishing (CMP) process until the pad nitride film 106 is exposed. Then, the pad nitride  
15 film 106 is eliminated through a wet etching process.

**[0036]** The processes of this time are the same as those of the first embodiment.

**[0037]** Fig. 9 is a graph illustrating that humps are generated on the low-voltage NMOS transistor. In the conventional method, as shown in the  
20 graph of Fig. 9 showing the relation of a gate voltage ( $V_g$ ) to a drain current ( $I_{ds}$ ), generation of humps makes an inverse narrow width effect which increases a leakage current and decreases a threshold voltage generated, as a result, to deteriorate the electrical characteristics of a device. But, in the present invention, it is possible to suppress generation of humps and therefore

the electrical characteristics of a device are improved. According to the preferred embodiment of the present invention, the performance of the device is improved by making the ion density of the active region on which ions for adjusting a threshold voltage uniform through an oxidation process for forming a side wall oxide film of the trench 110 performed at a lower temperature of that of the conventional method, and an ion implantation process for compensating for ions diffused into the side wall oxide film during the oxidation process.

**[0038]** According to the present invention, by lowering the temperature at which the oxidation process of forming the side wall oxide film in the trench is performed, and performing the ion implantation process of compensating for ions diffused into the side wall oxide film during the oxidation process, the ion density of the active region into which ions for adjusting a threshold voltage are implanted can be made to be uniform, so that it is possible to improve performance of a device.

**[0039]** Although the foregoing description has been made with reference to the preferred embodiments, it is to be understood that changes and modifications of the present invention may be made by the ordinary skilled in the art without departing from the spirit and scope of the present invention and appended claims.